

CS4803DGC Design Game Consoles

Spring 2010 Prof. Hyesoon Kim







CUDA Optimization Strategies

- Optimize Algorithms for the GPU

 Reduce communications between the CPU
 and GPU
- Increase occupancy
- Optimize Memory Access Coherence
- Take Advantage of On-Chip Shared Memory
- Use Parallelism Efficiently

Optimize Algorithms for the GPU

- Maximize independent parallelism
- Maximize arithmetic intensity (math/bandwidth)
- Sometimes it's better to recompute than to cache
 GPU spends its transistors on ALUs, not memory
- Do more computation on the GPU to avoid costly data transfers
 - Even low parallelism computations can sometimes be faster than transferring back and forth to host



Optimize Memory Coherence

- Coalesced vs. Non-coalesced = order of magnitude
 - Global/Local device memory
- Optimize for spatial locality in cached texture memory
- In shared memory, avoid high-degree bank conflicts



Take Advantage of Shared Memory

- Hundreds of times faster than global memory
- Threads can cooperate via shared memory
- Use one / a few threads to load / compute data shared by all threads
- Use it to avoid non-coalesced access
 - Stage loads and stores in shared memory to re-order noncoalesceable addressing



Use Parallelism Efficiently

- Partition your computation to keep the GPU multiprocessors equally busy
 - Many threads, many thread blocks
- Keep resource usage low enough to support multiple active thread blocks per multiprocessor
 - Registers, shared memory



Global Memory Reads/Writes

- Highest latency instructions: 400-600 clock cycles
- Likely to be performance bottleneck
- Optimizations can greatly increase performance
 - Coalescing: up to 10x speedup



Coalesced/Uncoalesced





Georgia

Tech

College of

Computing

- More processing cycles for the uncoalesced case

Hong&Kim'09 presentation file

Coalesced Access: Reading floats



Uncoalesced Access:





Coalescing: Timing Results

- Experiment:
 - Kernel: read a float, increment, write back
 - 3M floats (12MB)
 - Times averaged over 10K runs
- 12K blocks x 256 threads:
 - 356µs coalesced
 - 357µs coalesced, some threads don't participate
 - 3,494µs permuted/misaligned thread access



Uncoalesced float3 Code

```
_global__ void accessFloat3(float3 *d_in, float3 d_out)
```

```
int index = blockldx.x * blockDim.x + threadldx.x;
float3 a = d_in[index];
a.x += 2;
```

```
a.y += 2;
a.z += 2;
d_out[index] = a;
```



Uncoalesced Access: float3 Case

- float3 is 12 bytes
- Each thread ends up executing 3 reads
 - sizeof(float3) \neq 4, 8, or 12
 - Half-warp reads three 64B non-contiguous regions





Tech

Computing

Coalescing float3 Access





Coalesced Access: float3 Case



Coalescing: Structure of Size ≠ 4, 8, or 16

- Use a structure of arrays instead of AoS
- If SoA is not viable:
 - Force structure alignment: <u>align(X)</u>, where X = 4, 8, or 16
 - Use SMEM to achieve coalescing





ecn

SOA & AOS (Review)

- Array of structures (AOS)
 - $\begin{array}{l} \{x1,y1,\,z1,w1\}\;,\; \{x2,y2,\,z2,w2\}\;,\; \{x3,y3,\,z3,w3\}\;\\ ,\; \{x4,y4,\,z4,w4\}\;\;\ldots. \end{array}$
 - Intuitive but less efficient
 - What if we want to perform only x axis?
- Structure of array (SOA)
 - $$\label{eq:starses} \begin{split} &-\{x1,x2,x3,x4\},\ \ldots,\{y1,y2,y3,y4\},\ \ldots,\{z1,z2,z3,z4\},\\ &\ldots\ \{w1,w2,w3,w4\}\ldots \end{split}$$

Coalescing: summary

- Coalescing greatly improves throughput
- Critical to small or memory-bound kernels
- Reading structures of size other than 4, 8, or 16 bytes will break coalescing:
 - Prefer Structures of Arrays over AoS
 - If SoA is not viable, read/write through SMEM
- Future proof code: coalesce over whole warps
- Additional resources:
 - Aligned Types CUDA SDK Sample



College of

Occupancy

- Thread instructions executed sequentially, executing other warps is the only way to hide latencies and keep the hardware busy
- Occupancy = Number of warps running concurrently on a multiprocessor divided by maximum number of warps that can run concurrently
- Minimize occupancy requirements by minimizing latency
- Maximize occupancy by optimizing threads per multiprocessor



Occupancy != Performance

 Increasing occupancy does not necessarily increase performance

– *BUT…*

- Low-occupancy multiprocessors cannot adequately hide latency on memory-bound kernels
 - (It all comes down to arithmetic intensity and available parallelism)





Use Occupancy calculator

• Part of the SDK



College of Computing



Prefetching

© D

- One could double buffer the computation, getting better instruction mix within each thread
 - This is classic software pipelining in ILP compilers

Loop {	Load next tile from global memory
Load current tile to shared memory	Loop {
syncthreads()	Deposit current tile to shared memory syncthreads()
Compute current tile	Load next tile from global memory
syncthreads() }	Compute current tile
	syncthreads()
	5
Nid Kirk/NV/IDIA and Wan mai W/ Hwy 2007 2010	Georgia College of <u>Tech</u> Computing 22

Prefetch





Convolution: Naïve Implementation:



Each thread block must load into shared memory the pixels to be filtered and the apron pixels.

> College of Computing

Georgia Tech



Optimization I: Avoid idle thread

- When the kernel size is relatively too big compared to image size
- Use threads to load multiple image blocks
- Use 1/3 threads





Optimization II

• Memory Coalescing:







Collegae of

Computing

Georgia

Tech

Optimization-III

Unrolling the kernel

```
for(int k = -KERNEL_RADIUS; k <= KERNEL_RADIUS; k++)
sum += data[smemPos + k] * d_Kernel[KERNEL_RADIUS - k];</pre>
```





#pragma unroll

- By default, the compiler unrolls small loops with a known trip count.
- The #pragma unroll directive however can be used to control unrolling of any given loop.