

# CS 2200 Spring 2008 Test 1

Name: \_\_\_\_\_ GT Number: gt \_\_\_\_\_

Please indicate your GT number in the grid below so we have some chance of being able to read it.

G																										
t																										
0	1	2	3	4	5	6	7	8	9	0	e	g														
0	1	2	3	4	5	6	7	8	9	0																
0	1	2	3	4	5	6	7	8	9	0																
0	1	2	3	4	5	6	7	8	9	0																
a	B	c	d	e	F	G	h	i	j	k	l	m	n	o	p	q	r	s	t	u	v	w	x	y	z	

Problem	Points	Lost	Gained	Running Total	TA
1	1				
2	9				
3	10				
4	10				
5	15				
6	20				
7	10				
8	10				
9	15				
Total	100				

- You may ask for clarification but you are ultimately responsible for the answer you write on the paper.
- Illegible answers are wrong answers.
- Please look through the entire test before starting. WE MEAN IT!!!

Good luck!

1. (1 point, 1 min) (circle one - you get a point regardless of your choice)  
 The number of delegates needed to win the presidential primary:  
 (a) same for republican and democratic candidates, (b) different for republication and democratic candidates, (c) no idea, (d) I don't care about politics

# CS 2200 Spring 2008 Test 1

Name: \_\_\_\_\_ GT Number: gt \_\_\_\_\_

## Processor design

2. (10 points, 10 mins)

Given the software convention for registers:


a0-a2: parameter passing  
s0-s2: callee saves if need be  
t0-t2: caller saves if need be  
v0: return value  
ra: return address  
at: target address  
sp: stack pointer

Recall that JAL instruction of LC-2200 has the following semantics:

```
JAL at, ra;      ra <- PCincremented (return address)
                ;      PC <- at (entry point of procedure)
```

The state of the stack is as shown below. To help you out, we have put down the action corresponding to step 6. Fill out the actions similarly for the other steps (who is responsible for the action caller/callee, and what is the action).

Your answer:



# CS 2200 Spring 2008 Test 1

Name: \_\_\_\_\_ GT Number: gt \_\_\_\_\_

3. (9 points, 5 mins)

Why does an architecture provide a register called Program Counter (PC)?

Your answer (need three valid reasons for full credit):

1) \_\_\_\_\_

2) \_\_\_\_\_

3) \_\_\_\_\_

4. (10 points, 5 mins)(select the correct choice)

(a) An activation record of a procedure

\_\_\_\_\_ is usually on the stack

\_\_\_\_\_ is usually kept in processor registers

\_\_\_\_\_ is usually kept in a special hardware

\_\_\_\_\_ is usually allocated in the heap space of the program

\_\_\_\_\_ is usually allocated in the static (global) data space of the program

\_\_\_\_\_ all of the above

\_\_\_\_\_ none of the above

(b) A Frame Pointer

\_\_\_\_\_ is the same as a stack pointer

\_\_\_\_\_ is a fixed harness into the activation record for the currently executing procedure

\_\_\_\_\_ is not a register at all

\_\_\_\_\_ is implemented in memory

\_\_\_\_\_ is used for parameter passing during procedure call

\_\_\_\_\_ all of the above

\_\_\_\_\_ none of the above


# CS 2200 Spring 2008 Test 1

Name: \_\_\_\_\_ GT Number: gt \_\_\_\_\_

## Datapath elements

5. (15 points, 10 mins)

Shown below is a 16 element dual-ported register file (DPRF). Each register has 24 bits.  $A_{address}$  and  $B_{address}$  are the register addresses for reading the 24-bit register contents on to Ports A and B, respectively.  $C_{address}$  is the register address for writing  $Data_{in}$  into a chosen register in the register file.  $RegWrEn$  is the write enable control for writing into the register file.



Answer the following:

- (a)  $Data_{in}$  has \_\_\_\_\_ wires
- (b) Port A has \_\_\_\_\_ wires
- (c) Port B has \_\_\_\_\_ wires
- (d)  $A_{address}$  has \_\_\_\_\_ wires
- (e)  $B_{address}$  has \_\_\_\_\_ wires
- (f)  $C_{address}$  has \_\_\_\_\_ wires
- (g)  $RegWrEn$  has \_\_\_\_\_ wires


# CS 2200 Spring 2008 Test 1

Name: \_\_\_\_\_ GT Number: gt\_\_\_\_\_

## Control

6. (19 points, 15 min)


You are given below a datapath similar to what we have discussed in class.



We have decided to add a complex instruction **ADDM** to LC-2200. The semantics of this instruction is as follows:

**ADDM** Rx, (Ry) ; MEM[Ry] <- MEM[Ry] + Rx;

The instruction format is as shown below:



Write the sequence for implementing the **ADDM** (you need to write the sequence **ONLY** for the execution macro state of the instruction). For each microstate, show the datapath action (in register transfer format such as  $A \leftarrow Rx$ ) along with the control signals you need to enable for the datapath action (such as DrREG).

Write your answer on the next page.

# CS 2200 Spring 2008 Test 1

Name: \_\_\_\_\_ GT Number: gt \_\_\_\_\_

# CS 2200 Spring 2008 Test 1

Name: \_\_\_\_\_ GT Number: gt \_\_\_\_\_

## Interrupts, exceptions, and traps

7. (10 points, 10 mins)

(a) Fill the table below (-1 point for each incorrect choice) with an "X" under the column that applies for a given row.

	<b>Asynchronous with processor execution</b>	<b>Synchronous with processor execution</b>	<b>Internal to the processor</b>	<b>External to the processor</b>
Exception				
Trap				
Interrupt				

(b) (no penalty for incorrect answer)

An example for exception: \_\_\_\_\_

An example for trap: \_\_\_\_\_

An example for interrupt: \_\_\_\_\_

# CS 2200 Spring 2008 Test 1

Name: \_\_\_\_\_ GT Number: gt \_\_\_\_\_

## Performance

8. (10 points, 10 mins)

Based on typical workloads, HAL engineers figured out the following dynamic instruction frequencies for the three types of instructions:

- A - 40%
- B - 20%
- C - 20%

Two engineering teams independently design processors for the same instruction set and come out with the following designs:

### Ma:

Clock cycle time = 1 ns

Type	CPI
A	5
B	3
C	2

### Mb:

Clock cycle time = 1.5 ns

Type	CPI
A	4
B	2
C	2

(a) Which machine is faster?

(b) what is the speedup of the faster machine over the slower machine

(c) what is the percentage improvement in the execution time of the faster machine over the slower machine?




# CS 2200 Spring 2008 Test 1

Name: \_\_\_\_\_ GT Number: gt \_\_\_\_\_

## Pipelining


9. (15 points, 10 mins)

For the LC-2200 instruction set we are considering a pipelined processor design using a 5-stage pipeline as shown below



Assume the instruction going through the pipeline is

LW Rx, Ry, offset;      Rx ← MEM[Ry + signed offset]



Considering only the LW instruction, quantify the sizes of the various buffers between the stages of the above pipeline.

Your answer:

# CS 2200 Spring 2008 Test 1

Name: \_\_\_\_\_ GT Number: gt \_\_\_\_\_