



# CS 2200 Spring 2008 Test 2

Name: \_\_\_\_\_ GT Number: gt \_\_\_\_\_

## Pipelined processor

### 2. (12 points, 10 minutes)

(a) (2 points) (select one correct choice)

Branch target buffer is

- (a) An area of memory reserved for branch instructions
- (b) A hardware device that keeps the outcome and target addresses of recent branches encountered during the program execution
- (c) A hardware device that is pre-loaded before the program starts with the expected outcome and the target addresses of the branches in the program
- (d) An extra stage in the pipeline for efficient handling of control hazards
- (e) None of the above
- (f) All of the above

(b) (2 points) (select one correct choice)

Structural hazard in a pipeline occurs due to

- (a) Branch instructions in the program
- (b) Load instructions in the program
- (c) Data dependencies in the program
- (d) Hardware limitations in the datapath
- (e) None of the above
- (f) All of the above

(c) (2 points) (select one correct choice)

RAW (read after write) hazard can be overcome by

- (a) Using a branch target buffer
- (b) Forwarding a register value from the execution stage to the register reading stage
- (c) Forwarding a register value from the register reading stage to the execution stage
- (d) Additional ALU in the execution stage
- (e) Pipelining the processor
- (f) Clever instruction-set design

# CS 2200 Spring 2008 Test 2

Name: \_\_\_\_\_ GT Number: gt \_\_\_\_\_

(d) (6 points)

Itemize the steps taken in hardware from the time an interrupt occurs to the time the processor starts executing the handler code in a **pipelined** processor. (An English description is sufficient.)

## Process scheduling

3. (20 points, 15 mins)

(a) (2 points) (select one correct choice)

The following attributes are likely to be found in the PCB of a process

1. General Purpose Registers that are visible to the instruction set
2. Program counter and the register that represents the stack pointer
3. Pointer to the page table of the process
4. Priority information
5. Internal registers in the datapath of the processor
6. {1, 2, 3, 4, 5}
7. {1, 2, 3}
8. {1, 2, 3, 4}
9. None of the above

# CS 2200 Spring 2008 Test 2

Name: \_\_\_\_\_ GT Number: gt \_\_\_\_\_

(b)

This problem uses **round-robin schedule** with a **time quantum = 2**.

Consider three processes with CPU and I/O bursts as shown in the table below:

	CPU	I/O	CPU	I/O	
P1	4	2	2		<b>P1 is done</b>
P2	3	2	2		<b>P2 is done</b>
P3	2	2	4	2	<b>P3 is done</b>

(i) (10 points)

Show the CPU and I/O timelines that result with round-robin scheduling from t=0 until all three processes exit the system.

(ii)(5 points)

What is the waiting time for each process?

# CS 2200 Spring 2008 Test 2

Name: \_\_\_\_\_ GT Number: gt \_\_\_\_\_

(iii) (3 points)

What is the average throughput of the system?

## Virtual Memory and Physical Memory

4. (9 points, 10 mins)

Consider a memory system with **52-bit virtual addresses** and **32-bit physical addresses**. The page size is **4 KB**.

a) (4 points)

Show the layout of the virtual and physical addresses.

b) (3 points)

How many entries are in the page table?

c) (2 points)

How many page frames are there in the memory system?

# CS 2200 Spring 2008 Test 2

Name: \_\_\_\_\_ GT Number: gt \_\_\_\_\_

## Working Set

5. (8 points, 5 mins)

Define the following terms with respect to memory management

a) Thrashing

b) Working set

c) Working set size

d) Memory pressure

# CS 2200 Spring 2008 Test 2

Name: \_\_\_\_\_ GT Number: gt \_\_\_\_\_

## Demand paging and Page replacement

### 6. (10 points, 5 mins)

(a) (2 points) (select one correct choice)

To implement paging the minimum additional hardware needed in the CPU data path

1. One Page table implemented in hardware
2. Multiple page table (one per process) implemented in hardware
3. One Page Table Base Register (PTBR)
4. Multiple PTBR (one per process)
5. None of the above

(b) (2 points) (select one correct choice)

With demand paging, a page fault

1. Occurs only in a non-pipelined processor
2. Can occur in any stage of a pipelined processor
3. Can occur only in the stages that need to access memory
4. Can never occur once the process is scheduled to run

(c) (6 points)

Five of the following seven operations take place upon a page fault when there is no free frame in memory.

1. use the frame table to find the process that owns the faulting page
2. using the disk map of faulting process, load the faulting page from the disk into the victim frame
3. select a victim page for replacement (and the associated victim frame)
4. update the page table of faulting process and frame table to reflect the changed mapping for the victim frame
5. using the disk map of the victim process, copy the victim page to the disk (if dirty)
6. look up the frame table to identify the victim process and invalidate the page table entry of the victim page in the victim page table
7. look up if the faulting page is currently in physical memory

i. Put the five correct operations in the right sequence

ii. Identify the two incorrect operations.

# CS 2200 Spring 2008 Test 2

Name: \_\_\_\_\_ GT Number: gt \_\_\_\_\_

## Caches

7. (15 points, 12 min)

(a) (6 points)

Given the following code fragment:

```
a[0] = 0;
a[1] = 1;
for (i = 2; i < 100; i++) {
    a[i] = a[i-1] + a[i-2];
}
```

Answer true/false with justification:

(i) The above code fragment exploits spatial locality

(ii) The above code fragment exploits temporal locality

(b) (6 points)

Consider the following memory hierarchy:

- L1 cache: Access time = 3ns; hit rate = 98%
- L2 cache: Access time = 6ns; hit rate = 90%
- Main memory: Access time = 100ns

Compute the effective memory access time (EMAT).



# CS 2200 Spring 2008 Test 2

Name: \_\_\_\_\_ GT Number: gt \_\_\_\_\_

(c) (3 points)

Associate definitions below (A, B, C) with the type of miss choosing from **compulsory miss, conflict miss, capacity miss**.

- A. Miss incurred when the cache is full
- B. Miss incurred since memory location accessed for the first time by CPU
- C. Miss incurred due to limited associativity even though the cache is not full

## **Effect of Memory Hierarchy on Memory Stalls in a Pipeline**

**8. (10 points, 10 mins)**

Consider a pipelined processor:

- I-Cache hit rate = 95%.
- D-Cache hit rate = 98%.
- Assume that memory reference instructions account for 10% of all the instructions executed. Out of these 80% are loads and 20% are stores.
- Read-miss penalty = 25 cycles.
- Write-miss penalty = 4 cycles.

(a) (4 points)

What is the average number of memory stalls (in clock cycles) experienced per instruction due to I-cache misses?

(b) (6 points)

What is the average number of memory stalls (in clock cycles) experienced per instruction due to D-cache misses?

# CS 2200 Spring 2008 Test 2

Name: \_\_\_\_\_ GT Number: gt \_\_\_\_\_

## Cache design

### 9. (15 points, 13 mins)

Consider a 8-way set-associative cache.

- Total data size of cache = 512 KB.
- CPU generates 32-bit byte-addressable memory addresses.
- Each memory word consists of 4 bytes.
- The block size is 32 bytes.
- The cache has one valid bit per block.
- The cache uses write-back policy with one dirty bit per word.

(a) (5 points)

Show how the CPU interprets the memory address (i.e., which bits are used as the cache index, which bits are used as the tag, and which bits are used as the offset into the block?).

(b) (10 points)

Compute the amount of meta data in each cache line (show partial work to get any credit)